



Design and fabrication of a fast, multi-bits analog-to-digital converter for astrophysics and cosmology applications

Diego Rossoni Mattos

Prof. Alain Baudry

Prof. Jean-Batiste Bégueret





Outline

- Scientific Context
- Motivation
- Features
- Block-Diagram
 - Track-and-Hold (T&H)
 - Input Buffer
 - Comparators
 - DFFs
 - Encoder
 - 1:4 Demultiplexer
 - LVDS Buffers
- Conclusion




Scientific context

- Radio telescopes in millimeter and sub-millimeter wave domains
- Wide frequency bands to analyze
- Cosmology
 - Neutrino study
 - Gamma spectroscopy

Motivation

Device	Observation Band	Receiver Band	ADC Input Bandwidth	Sampling Frequency	Resolution
ALMA (Chile)	30-1000GHz	4-12 GHz (4 bands)	2-4 GHz	4 GHz	3 bits
EVLA (USA)	1-90 GHz	4-12 GHz (4 bands)		4 GHz	3 bits
IRAM (France)	80- 340 GHz	2-4 GHz	2-4 GHz		2 bits
ATCA (Australia)	1-105 GHz	4.5-11 GHz	1-2 GHz	2 interleaved 2 GHz	10 bits

ALMA Architecture







Features

- Input Analog Bandwidth → 8 GHz
- Sampling Frequency → 8 GHz
- Resolution → 6 bits
- Integrated Track-and-Hold
- 1:4 Integrated Demultiplexer
- LVDS Outputs
- CMOS 65 nm technology


Block Diagram



T&H Block Diagram



T&H Layout




T&H Features

	Value	Unit
Sampling Frequency	8	GHz
Input Bandwidth	8	GHz
Power Consumption	160	mW
Gain	-2 to -4	dB
Input, Output and Clock Differential Impedance	100	Ω
Input, Output and Clock VSWR (at 8 GHz)	< 2	-
Hold-time	> 40	ps


Input Buffer

- T&H output \rightarrow 100 mVpp
- ADC full scale \rightarrow 540 mVpp (\sim 15 dB)

T&H Output




Input Buffer Output




Input Buffer

Input Buffer Gain







Comparator Reference Ladder




- 540 mV Full-scale
 - 77 mV between two references for 3 bits
 - 8,5 mV between two references for 6 bits
- Good layout to decrease mismatches

Comparator




Comparators Offset

Offset variation




Offset variation




Offset Correction System


- Phase 1




- Phase 2




Differential Flip-Flop



Differential Flip-Flop



Encoder Architecture






Encoder

Circuit Inputs

Transient Response


VT("/net102") VT("/net100") VT("/Ref7") VT("/net99") VT("/Ref4")
VT("/net103") VT("/Win") VT("/Ref1")




NANDs Outputs

Transient Response


VT("/o8_") - VT("/o8") VT("/o7_") - VT("/o7") VT("/o6_") - VT("/o6") VT("/o5_") - VT("/o5")
VT("/o4_") - VT("/o4") VT("/o3_") - VT("/o3") VT("/o2_") - VT("/o2") VT("/o1_") - VT("/o1")





Encoder



1:4 Demultiplexer




LVDS Buffer



Conclusion

- T&H measurements validate the design methods and the technology models
- 3 bits version design is finished
- Offset correction system in progress
- Layout to be done
- 3 bits version production in November



**Overall Power
Consumption = 470 mW
(401mW+69mW)**



THANK YOU FOR LISTENING


13/10/10



25




Integrated T&H



Comparators

Single



Differential

